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Quality of low-pressure chemical-vapor-deposited ~LPCVD! oxide and N2O-nitrided LPCVD
~LN2ON! oxide is investigated under high-field stress conditions as compared to thermal oxide. It
is found that LPCVD oxide has lower midgap interface-state density D it-m and smaller
stress-induced D it-m increase than thermal oxide, but exhibits enhanced electron trapping rate and
degraded charge-to-breakdown characteristics, which, however, are significantly suppressed in
LN2ON oxide, suggesting effective elimination of hydrogen-related species. Moreover, LN2ON
oxide shows further improved Si/SiO2 interface due to interfacial nitrogen incorporation. © 1997
American Institute of Physics. @S0003-6951~97!02808-8#Low-pressure chemical-vapor-deposition ~LPCVD! ox-
ide is finding increasingly widespread applications in the
field of microelectronics, such as gate dielectric for thin-film
transistors in high-density static random-access memories1
and stacked gate dielectric for metal–oxide–semiconductor
field-effect transistors2 ~MOSFETs!. Two primary problems
encountered in using LPCVD oxide were significant bulk
trappings3–5 and high defect density.6 To reduce defect den-
sity, a stacked thermal LPCVD gate oxide technology was
developed,2,6 however, bulk trapping still has no satisfactory
solution. In addition, improvement in the quality of Si/SiO2
interface is also an inevitable concern. For this reason, the
N2O-nitridation technique was applied to LPCVD oxide7 and
some improvements were achieved in terms of midgap
interface-state generation DD it-m and shift of flatband voltage
DV fb . In this letter, besides further descriptions of DD it-m
and DV fb , improvements on charge-to-breakdown Qbd , and
change in gate voltage during constant-current stress DVg ,
electron-trap generation and trapping rates are also reported
and the involved mechanisms are analyzed.
MOS capacitors used in this study were fabricated on
p-type ~100! silicon wafers with a resistivity of 6–8 V cm by
a self-aligned n1 polysilicon-gate process. All oxidation and
anneal processes were performed in a conventional horizon-
tal furnace. LPCVD oxide ~LOX! was deposited at 450 °C,
33.8 Pa using silane and oxygen. The flow rate of SiH4
and O2 were 0.75 and 100 sccm, respectively, which resulted
in a low and controllable deposition rate of about 3 Å/min
and good thickness uniformity. After deposition some
samples were subjected to a 1000 °C anneal in N2 ambient
for 35 min, which makes the LPCVD oxide densified and
H2-related by products diffuse out of the oxide. Other
samples received in situ nitridation at the same temperature
and for the same time in pure N2O ambient ~LN2ON!. Ther-
mal oxide ~OX! was grown at 850 °C for 70 min in dry O2 to
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min, or 900 °C for 35 min in N2 ambient ~denoted as OX1
and OX2, respectively! to improve the quality of the
Si/SiO2 interface and oxide bulk to a different extent. Con-
nection to gate electrode was formed by Al metallization and
sintering in forming gas at 430 °C for 30 min following n1
polysilicon-gate preparation. The area of the capacitors was
1024 cm2. Designed oxide thicknesses are 140 and 110 Å
for OX and LOX oxides, respectively, which is mainly based
on the consideration that LOX oxide would be thickened by
;25% after N2O nitridation at 1000 °C for 35 min.8 As a
result, final oxide thicknesses measured by the capacitance–
voltage ~C–V) technique are 145, 145, 115, and 150 Å for
OX1, OX2, LOX, and LN2ON oxides, respectively, with the
thickness of LOX oxide increased by 30% after N2O nitrida-
tion. All constant-current stresses were performed with elec-
tron injection from the gate, i.e., a negative gate bias. Mid-
gap interface-state density D it-m, flatband voltage V fb, and
fixed charge Qf were determined by high-frequency and qua-
sistatic C–V measurements.
The initial Qf and D it-m of the four MOS capacitors
extracted from C–V data have comparable values
~Qf51.2–2.131011 cm22, D it-m53.35–5.9431010 cm22
eV21!; however, different behaviors occur among the four
dielectrics under high-field stress. Presented in Fig. 1 is
DD it-m under constant-current injection of 21 mA/cm2 for
the four dielectrics. Surprisingly, a smaller DD it-m for LOX
sample than OX sample is observed. This might imply that
smoother SiO2 /Si interface for LOX oxide than OX oxide is
formed9 and the interfacial strain of LOX oxide is relieved to
a larger extent than OX oxide during the high-temperature
anneal in N2.10 To show the advantages of the annealing step,
DD it-m of OX1 and OX2 samples are compared in Fig. 1. As
can be seen, OX1 sample exhibits slightly improved inter-
face hardness than OX2 sample, which obviously results
from the formation of stronger Si—O bonds at the interface11
and a larger reduction of interfacial stress12 at a higher an-
nealing temperature. For N2O-nitrided LPCVD oxide,/97/70(8)/996/3/$10.00 © 1997 American Institute of Physics
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DD it-m is more greatly reduced than LOX oxide, demonstrat-
ing the distinctive advantage of oxynitrides—an excellent
interface hardness against hot-carrier bombardment as a re-
sult of interfacial nitrogen incorporation.
Shown in Fig. 2 is the corresponding DV fb under the
same stress conditions as those used in Fig. 1. The four di-
electrics all display a negative-going shift in V fb after stress,
indicating hole trapping. Like DD it-m in Fig. 1, DV fb for OX1
is also slightly smaller than the one for OX2 because of
slightly better interface qualities achieved at higher anneal-
ing temperature. Moreover, DV fb for LOX sample is less
than for OX samples, which is similar to that reported in Ref.
13. It is well known that DV fb is the combined effect of
charge trapping at the substrate interface and in the bulk
oxide, and mainly reflects the charges near the Si/SiO2
interface.14 Hole trapping is likely due to generated donor-
like interface states15 and bulk trapping, which are positively
charged when they are unoccupied under C–V measurement
FIG. 1. Midgap interface-state creation DD it-m of MOS capacitors with dif-
ferent gate dielectrics under constant-current injection stress of 21
mA/cm2.
FIG. 2. Flatband voltage shift of MOS capacitors with injected charge under
the same stress conditions as those in Fig. 1.Appl. Phys. Lett., Vol. 70, No. 8, 24 February 1997
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deduced that LOX sample should have a lower donorlike
interface-state creation than OX samples in the entire charge-
injection range. However, it could not be concluded that bulk
hole trapping in LOX oxide is less than OX oxide because
the influence of hole trapping might be partly canceled by
significant electron trapping in the bulk of LOX oxide as
analyzed in the next paragraph; but, undoubtedly, both are
considerably improved by the N2O nitridation as shown in
Fig. 2. Lastly, the DV fb saturation of LN2ON sample with
injected charge in Fig. 2 depicts again its better interface
resistance against stress-induced degeneration and less bulk
trapping than LOX and OX oxides.
Figure 3 shows the change in gate voltage DVg during
constant-current stressing ~210 mA/cm2! for the oxides. Be-
tween the two thermal-oxide samples, OX1 sample is chosen
for comparison purpose because it has better qualities and,
more importantly, has about the same thermal budget as
LOX and LN2ON samples. Unlike DV fb , DVg is very sen-
sitive to charges located near the cathode. So, to eliminate
the effect of oxide thickness tox , DVg is normalized by re-
spective oxide thickness. The increase of gate voltage during
stressing implies electron trapping. Obviously, LPCVD ox-
ide suffers from the highest electron-trap generation and
trapping rates among the three oxides ~see Fig. 4 below!,
which is similar to that reported in Ref. 13, and probably due
to hydrogen-related species such as 2H and 2OH produced
by the thermal decomposition of silane during deposition.
However, LN2ON oxide shows only a small DVg , suggest-
ing greatly suppressed electron trapping. This indicates that
N2O nitridation for LOX oxide is very effective in annealing
out the hydrogen species, hence reducing electron-trap gen-
eration and trapping rates.
Depicted in Fig. 4 are charge-to-breakdown Qbd and cor-
responding electron-trap generation and trapping rates for the
three oxides under different injection current densities
2Jg . Qbd of LOX sample is much lower than that of OX1
sample. This can be associated with two possible causes: a
large defect density and enhanced electron trapping rate in
the LPCVD oxide film.16 Since Qbd of LOX dielectrics is
FIG. 3. Normalized change in gate voltage vs time during constant-current
stressing ~210 mA/cm2!.997Lai et al.
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significantly improved after N2O nitridation in our experi-
ments and the charge trapping rate at localized defect sites in
LPCVD oxide is lower than that in thermal oxide,5 it can be
suggested that Qbd degradation is likely due to enhanced
electron-trap generation and trapping rates induced by
hydrogen-related species in our LOX oxide, which is propor-
tional to the slope of the gate-voltage shift versus time dur-
ing constant-current injection, i.e., dVg /dt of the linear part
of the curves in Fig. 3. It can clearly be seen that the higher
the dVg /dt , the lower the Qbd.16 The Qbd and dVg /dt values
are averaged over 20 capacitors, and dVg /dt is similarly nor-
malized by respective oxide thickness. It can be evaluated
that N2O nitridation makes Qbd of our LOX dielectrics in-
crease by a factor of 1.6–1.8, and the corresponding dVg/
dt decrease by approximately the same factor.
In summary, N2O-nitrided LPCVD oxide exhibits con-
siderably suppressed electron-trap creation and trapping
FIG. 4. Charge-to-breakdown Qbd and electron trap generation/trapping rate
dVg/dt as a function of injection current density.998 Appl. Phys. Lett., Vol. 70, No. 8, 24 February 1997
Downloaded¬10¬Nov¬2006¬to¬147.8.21.97.¬Redistribution¬subjecrates, excellent charge-to-breakdown characteristics and in-
terface immunity against interface-state generation due to in-
terfacial nitrogen incorporation, and reduction of H2-related
byproducts resulting from silane decomposition. Therefore,
to obtain high-quality LPCVD gate dielectrics and enhanced
device reliability, N2O nitridation of deposited oxide is a
very promising way. Even for stacked thermal/LPCVD gate
oxide, the same treatment would probably result in further
improvement of interface and bulk qualities of the composite
oxide.
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